FAX NO.

Customer No.: 31561 Application No.: 10/708,355

Docket No.: 12222-US-PA

REMARKS

Present Status of the Application

Claims 1-16 are pending of which independent claims 1-2, 5 and 11 have been

amended and the claim 3 has been cancelled without prejudice or disclaimer in order

to more explicitly describe the claimed invention. It is believed that no new matter is

added by way of amendments made to claims. For at least the foregoing reason,

Applicants respectfully submit that claims 1-2 and 4-16 patently define over prior art

of record and reconsideration of this application is respectfully requested.

Discussion for rejections to claims under 35 U.S.C. 102(e)

5. Claim 1 is rejected under 35 U.S.C. 102(e) as being anticipated by Chou et al

(US Publication No. 2005/0055481)

In response thereto, applicant respectfully traverse the preceding

objections based on the following arguments. To establish a prima facie case of

anticipation, the cited reference (i.e. Chou) should teach, suggest or disclose all

limitations of the claim 1. First of all, the Examiner alleged Chou discloses "The

flash/reader of the Figs 1 and 2 can be connected to USB link 128 of the PC in Fig.3,

which means the flash/reader of the Figs 1 and 2 and the PC, as disclosed in Chou, are

7

PAGE 8/12 * RCVD AT 6/13/2006 4:54:26 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/43 * DNIS:2738300 * CSID: * DURATION (mm-ss):03-52

JUN-13-2006 TUE 16:58 FAX NO. P. 09/12

Customer No.: 31561

Application No.: 10/708,355

Docket No.: 12222-US-PA

respectively identical to a silicon storage device connector and a silicon storage

device, as claimed in the amended claim 1. However, the Examiner's allegation is

incorrect because, in fact, from lines 6-8 paragraph [0031] in the specification, the PC

as disclosed in Chou is connected to the card reader, rather than to the silicon storage

device connector, as claimed in the amended claim 1. Moreover, the flash/reader of

the Figs 1 and 2 and the PC, as disclosed in Chou, is not identical to the silicon

storage device connector, as claimed in the amended claim 1. Accordingly, Chou fails

to disclose, teach or suggest "a silicon storage device connector, electrically coupled

to the silicon storage device," as claimed in the amended claim 1. In other words, the

amended claim 1 is not anticipated by Chou and thus patentable.

Discussion for rejections to claims under 35 U.S.C. 103 (a)

8. Claims 2-16 are rejected under 35 U.S.C. 103 (a) as being unpatentable over

Wurzburg (US 2005/0097263) in view of Chou (US 2005/0055481).

Applicants respectfully disagree and traverse the above rejections as follows.

To more clarify the subject matter of the independent claims 2, 5 and 11, the claim 3

is merged into each of independent claims 2, 5 and 11, which is supported in the

paragraph [0048] in the specification.

8

PAGE 9/12 * RCVD AT 6/13/2006 4:54:26 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/43 * DNIS:2738300 * CSID: * DURATION (mm-ss):03-52

Customer No.: 31561 Application No.: 10/708,355 Docket No.: 12222-US-PA

To establish a prima facie case of obviousness, all the cited references (here referred to Wurzburg and Chou) must teach, suggest or disclose all limitations of the amended independent claims 2, 5 and 11. In re claim 2, in 1st paragraph, in page 6 in the FIRST OFFICE ACTION, the Examiner alleged internal RAM buffer 34 and external RAM buffer 36 as disclosed in Chou are respectively identical to transmission buffer and cache buffer as claimed in the amended claim 2. However, from Fig.6, in Chou, internal RAM buffer 34 and external RAM buffer 60 are not integrally connected, but interrupted by a switch 64 so as not be able to achieve a purpose of storing overflow data in the external RAM buffer 60. Accordingly, even if Wurzburg and Chou could be combined, this combination still fails to teach, suggest or disclose "a cache buffer, overlapping said transmission buffer," as claimed in the amended claim 2. Furthermore, this combination still fails to teach, suggest or disclose "an allocation table buffer, electrically coupled to said system interface and said silicon storage device interface for storing a data accessing address mapping table," as claimed in the amended claim 2. Thus, the amended claim 2 is not rendered obvious by Wurzburg and Chou and according patentable.

Regarding the amended independent claims 5 and 11, as either of Wurzburg and Chou fails to discloses an allocation buffer for storing an data accessing address mapping table as disclosed in the present application, even if they could be combined,

FAX NO.

P. 11/12

Customer No.: 31561

Application No.: 10/708,355 Docket No.: 12222-US-PA

this combination still fails to teach, suggest or disclose "the card reader comprises an

allocation buffer, and the receipt of the first data is performed through a data

accessing address mapping table stored in the allocation table buffer, "as claimed in

the amended claims 5 and 11.

With respect to dependent claims 4, 6-10 and 12-16, they should be patentable as

a matter of law for the reason that they contain all limitations of their corresponding

patentable amended independent claims 1, 5 and 11.

FAX NO.

P. 12/12

Customer No.: 31561
Application No.: 10/708,355

Docket No.: 12222-US-PA

CONCLUSION

For at least the foregoing reasons, it is believed that all the pending claims 1-2 and 4-16 of the present application patently define over the prior art and are in proper condition for allowance. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Date:

Respectfully submitted,

Belinda Lee

Registration No.: 46,863

Jianq Chyun Intellectual Property Office

7th Floor-1, No. 100

Roosevelt Road, Section 2

Taipei, 100 Taiwan

Tel: 011-886-2-2369-2800

Fax: 011-886-2-2369-7233

Email: <u>belinda@jcipgroup.com.tw</u>
<u>Usa@jcipgroup.com.tw</u>